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Abstract 
This paper introduces performance aspects as a new 
optimization criteria when generating Gate Matrix 
Layouts. A new layout model is presented that limits 
the amount o f  parasitic capacitance in signal paths and 
the resistance in power supply lines. The performance 
considerations are combined with a new layout s-trat- 
e g y  that improves circuit performance with little or no 
area penalty. A n  Automatic Transistor Layout Syn- 
thesizer (ATLAS) implements the proposed changes t o  
the Gate Matrix Layout style. 
1 Introduction 
The Gate Matrix Layout style was introduced by 
Lopez and Law in 1980 [4] as a general strategy for 
manual CMOS layout generation, where transistors 
are laid out on rows in a matrix and vertically running 
polysilicon wires form gate terminals for the transis- 
tors. The regular structure allows for easy technology 
updates involving only a change in the inter-row and 
inter-column distances. 
Much research effort has been spent on automating 
the layout generation, and the key topics have been 
optimization of gate sequence and transistor net place- 
ment. The first problem is to find a sequence of gate 
lines that minimizes the problem of connecting tran- 
sistors to  each other. The problem is known to be 
NP-complete and therefore much effort has gone into 
finding a good heuristic algorithm with a low time- 
complexity. The second problem is to find the op- 
timal placement of transistors onto rows in order to 
minimize the total area. 
Previous research ( [ a ] ,  [3], [l], [5]) has resulted in a 
number of good algorithms for optimizing the area of 
symbolic layouts, but almost no real layouts have been 
presented. Performance aspects have not been consid- 
ered when generating symbolic layouts thus leading to  
real layouts with unnecessary amounts of parasitic ca- 
pacitance in signal paths. Furthermore, the symbolic 
layouts have not included power connections, although 
Huang et al. [l] have presented a power connection 
strategy. This power connection strategy limits the 
length of power supply lines to  a fixed number of rows, 
but does not consider the load on the supply lines. 
This paper introduces a new layout model that  
changes the usual Gate Matrix style of making ver- 
tical connections and gives a set of rules to be obeyed 
when placing and connecting transistor nets. The use 
of these rules and the new connection style will limit 
the amount of parasitic capacitance in signal paths. 
The power connection strategy is improved by limit- 
ing the length of power supply lines dynamically as a 
function of the load. 
The new layout model minimizes area by decreas- 
ing the distance between polysilicon lines. Previously, 
only the number of rows have been optimized in the 
attempt to minimize area, but experimental results 
from exhaustive tests on gate sequence show that this 
is not a good optimization criteria. 
The proposed Gate Matrix Layout Model has been 
implemented in the ATLAS (Automatic Transistor 
LAyout Synthesizer) program that inputs a transistor 
netlist and outputs a real layout in e.g. CIF format. 
2 Analysis of previous gate matrix lay- 
outs 
The Gate Matrix Layout style can be improved with 
respect to performance and area by taking a closer 
look at the inherent layout model, i.e. the model de- 
scribing how the final layout should be created from 
internal symbolic representations. 
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Parasitic capacitance 
The most important contributor to  parasitic ca- 
pacitances in a layout is the diffusion layer, which 
contributes significantly both from the bottom (area 
dependent) and the side-wall (perimeter dependent). 
Furthermore, the sheet resistance of diffusion is very 
high, and the combination of large capacitance and 
sheet resistance thus leads to large rc-delays when the 
layer is used for routing. 
In previous approaches, diffusion is used for vertical 
connections as well as for connections between abut- 
ting transistors that are far apart, thereby inducing 
extra capacitance and perhaps significant rc-delays in 
the signal path. 
Power connections 
The power connection strategy by Huang et al. 
[l] prescribes that power connections should be made 
with metal wires running horizontally from the left 
and righthand sides of the matrix. If some transistors 
cannot be supplied this way, extra power rows mast 
be inserted in the matrix from which vertical diffusion 
wires can supply the transistors with power. There 
will be a voltage drop in the diffusion wires due to the 
large resistance in the diffusion layer. This voltage 
drop depends on the current in the wire which in turn 
depends on the load that is driven, i.e. the width of 
the supplied transistors. A long vertical diffusion wire 
supplying several transistors may therefore slow down 
performance considerably. Huang et al. proposed to 
put a fixed limit on the length of these diffusion wires, 
i.e. with no consideration to  the load driven by the 
wire. 
Placement rules 
The placement of transistors and connections in a 
Gat8e Matrix has previously been made without con- 
sideration to  neighbouring transistors or connectioiis 
thus enabling more transistors to fit in one row and 
thereby decrease the row count. This is desirable m 
a symbolic layout where the area is considered pro- 
portional to  the number of rows, because columns are 
assumed to be equally spaced. However, in a real lay- 
out, two non-connected transistors with terminals in 
the space between adjacent gates (the channel) will 
push the columns apart because of design rule spac- 
ings. The same happens if a gate contact extends into 
the same piece of channel as a transistor terminal or 
diffusion wire. This has the twofold impact of increas- 
ing both matrix area and the diffusion area of abutting 
transistors anywhere in that channel. 
Figure 1: Layout of fulladder produced by ATLAS 
3 ATLAS 
The ATLAS (Automatic Transistor Layout Syn- 
thesizer) tool implements a new layout model, which 
takes into account performance and area aspects. The 
min-net-cut algorithm presented by Hwang et al. [2] 
is used to find the gate sequeince, and a left-edge al- 
gorithm is used to place transistors and connections 
onto rows. This section describes the characteristics 
of the new layout model, which is further illustrated 
in the layout of a fulladder produced by ATLAS (see 
Connection style 
ATLAS uses a combination of Metal-1 and Metal-2 
for routing vertical connections, thereby avoiding dif- 
fusion as a routing layer. The Metal-1 layer is used 
where possible, otherwise Metal-2. Horizontal connec- 
tions in diffusion between abutting series-connected 
fig. 1). 
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Figure 2: (a) Transistor Squeezing. (b) Rule 1. (c) 
Rule 2. (d) Rule 3. 
transistors are shortened by squeezing transistors to- 
gether as shown in figure 2a. Series-connections with 
less than 4 transistors can be squeezed with very little 
or no area-penalty. 
Power connections 
Power connections follow the same general strat- 
egy as previously, but a limit is posed onto the length 
of power diffusion wires depending on the load driven 
by the wire. As stated before, the voltage drop in a 
power supply line depends on resistance (a function of 
length and width) and current. The maximum current 
in a power supply line is reached when the transistor 
is in the saturation region, and the maximum current 
is then proportional to the transistor width. N tran- 
sistors driven by the same power supply line is made 
equivalent to one wide transistor in order to find an 
upper bound on the resulting voltage drop. This gives 
the following equation: 
CY=, wj 
[AV] = r l I =  rl io 
WO 
where r is the resistance per length of the diffu- 
sion wire, 1 is the length of the wire, I is the total 
maximum current drawn by all transistors, Wj is the 
width of the j’th transistor and WO is the width of a 
transistor in which the maximum current is io. If the 
maximum voltage drop, A V m a x ,  at peak current, io 
is known for a transistor, then the maximum length, 
I, of the diffusion wire that feeds power to it can 
be computed. This leads to the bounding equation for 
diffusion length and load: 
N 
wj < r m a x w o  
j = 1  
The above equation enables ATLAS to limit the 
length of diffusion wires depending on the load, if the 
maximum length is known of a diffusion wire feed- 
ing a single transistor of width WO. This maximum 
length can either be estimated or computed via cir- 
cuit simulations. The product of length and width, 
the LW-product, can then be passed to ATLAS, which 
will insert extra rows in the layout if the L W-product 
of a particular power line exceeds the prescribed value. 
Placement rules 
The area of a Gate Matrix Layout is a function of 
the number of columns and rows as well as the width 
and height of individual columns and rows. In a re- 
alistic layout the width of columns and the height of 
rows will vary because of design rules. This has not 
been considered by previous research, where the only 
optimization goal has been to minimize the number of 
rows, thereby assuming that the width and height is 
the same for all columns and rows respectively. 
ATLAS uses a set of placement rules in order to 
minimize the distance between gates to one that ex- 
actly allows room for a diffusion contact to be placed. 
The placement rules are to be observed every time a 
new transistor net is placed in the matrix. When for 
instance a transistor is placed and connected to an 
adjacent gate it is necessary to shift the gate contact 
away. The placement ruleset is given below: 
Rule 1 Two transistors on adjacent gates but with 
non-abutting diffusion regions must not be placed 
on the same row (see figure ab). 
Rule 2 If a transistor drain connects to  the irnmedi- 
ately adjacent gate then the gate contact must be 
shifted away from the drain (see figure 2c). 
Rule 3 A transistor must not be placed in a position 
adjacent to a shifted gate contact (see figure 2d). 
4 The influence on area of power con- 
nections 
ATLAS is capable of performing exhaustive tests 
on the sequence of gate lines. For each possible gate 
sequence the real layout is produced and various sta- 
tistical data recorded so that the smallest layout can 
be found. Exhaustive tests were made on three bench- 
mark circuits, a fulladder, a halfadder and a multi- 
plexer. Two sets of statistics were gathered for each 
circuit; a set containing data from all possible se- 
quences (the full set) and a set containing data from 
all sequences resulting in a minimum row count (power 
rows excluded). Results from the literature have all 
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Circuit 
mux Min. 9898 11 
Max. I 11 j 20501 i 31 -J
Table 1: Results from Exhaustive Test 
L 
Row Count Area P o w e r  
(NI ,U’ Area(%) _. 
I i 17709 j 31 -J - Max. I 7 
Table 2: Minimum rowcount results compared with 
minimum area results 
been measured by the minimum number of rows ob- 
tained excluding the power connections. The exhaus- 
tive test was done in order to evaluate the influence 
of power connections on area with the theory that a 
minimum number of rows doesn’t necessarily lead to 
minimum area. Table 1 shows the maximum and mini- 
mum data from the full exhaustive test. Table 2 shows 
the optimal result with corresponding row count a i d  
power area percentage compared with the maximum 
and minimum data obtained from Payouts with mini- 
mum row count. 
For all benchmarks the exhaustive test shows that 
using the minimum number of non-power rows as an 
area estimate may lead to layouts that are more than 
75 % larger than the minimum layout. Furthermore, 
in both the fulladder and halfadder examples, mini- 
mum area was obtained using a non-minimal number 
of non-power rows. This effect can be explained by 
studying the area percentage occupied by power con- 
nections. Minimum area was in all examples obtained 
for solutions with small power area percentages, wiCh 
minimum row count solutions leading to larger per- 
centages. This is reasonable, because when a small 
number of rows is used for transistors and connections 
the layout is very dense, thus making it more difli- 
cult to connect transistors to power. In very dense 
layouts it will therefore be necessary to insert more 
power connection rows and hence increase the area. 
Consequently, the previously used optimization crite- 
ria (i.e. number of rows excluding power connlections) 
does not guarantee minimum area. It is t h e r e h e  nec- 
essary to include power connection considerations in 
the algorithms used for gate line sequencing and to 
include the impact on area of these connections in the 
measure used for comparing algorithms. 
5 Conclusion 
A new layout model for Gate Matrix Layout has 
been introduced that improves performance by de- 
creasing the amount of parasitic capacitance in signal 
paths and limiting the voltage drop in power supply 
lines. By paying attention to design rule effects when 
placing transistors and connection nets, the dlistance 
between gate lines and hence matrix width is mini- 
mized. 
The layout model has been implemented in a Gate 
Matrix tool (ATLAS) ci3pabls of producing real Gate 
Matrix Layouts from transistor netlists. Exhaustive 
tests on the sequence of gate lines have been. made 
using this tool, showing a significant impact on area 
of power connections. Gate Matrix algorithms must 
therefore be adjusted so as to consider power connec- 
tions. 
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